Fig. 1 Proposed 8 x 8 signed multiplier with radix-8 architecture
Table 1: Proposed radix-8 (3-bit) grouping to separate trivial (T) and non-trivial (NT) computations.